


Page	Title of schematic page	Rev.	Date
01	Page List	1A	
02	Block Diagram	1A	
03	Change List	1A	
04	HSW MCP(DISPLAY/Sideband)	1A	
05	HSW MCP(MEMORY/GND)	1A	
06	HSW MCP(CFG/PwrMGT)	1A	
07	HSW MCP(POWER)	1A	
08	HSW PCH(RTC/HDA/SATA)	1A	
09	HSW PCH(PCIE/USB)	1A	
10	HSW PCH(CLK/LPC/SPI/SMB)	1A	
11	HSW PCH(GPIO/LPIO/MISC)	1A	
12	HSW PCH(POWER)	1A	
13	DDR3L DIMMO-STD 4H(CH-A)	1A	
14	DDR3L DIMM1-RVS 4H(CH-B)	1A	
15	HOLE/EMI/KB	1A	
16	WPCE985L & FLASH	1A	
17	EDP/TS/CAMERA/NFC	1A	
18	HDD/Gsensor/TP/FAN	1A	
19	HDMI/THERMAL	1A	
20	USB3.0	1A	
21	WLAN/KB-BL	1A	
22	LED BD CON/USB BD CON	1A	
23	Sensors Hub & Sensors	1A	
24	POWER +VCC_CORE (NCP81101)	1A	
25	POWER 3VPCU&RVCC5(TPS51427)	1A	
26	POWER 1.35VSUS/VTT_MEM	1A	
27	POWER +1.05V(G5602R41U)	1A	
28	POWER VCC1.5/Thermal	1A	
29	POWER(BAT IN / ADA IN/ UL)	1A	
30	POWER CHARGER (ISL88732)	1A	
31	POWER VGA_CORE/1.0(RT8812A)	1A	
32	POWER VCC1.5_VRAM/1.05V	1A	
33	NVIDIA N14 GB2-64 PCIE 1/4	1A	
34	NVIDIA N14 GB2-64 TMDS 2/4	1A	
35	NVIDIA N14 GB2-64 VRAM 3/4	1A	
36	NVIDIA N14 GB2-64 VRAM 4/4	1A	
37	IO PORT LIST	1A	
38	SMBUS	1A	
39	Power Table	1A	



Page	Title of schematic page	Rev.	Date
40	Power Sequence	1A	
		1A	
		1A	
		1A	

* : No mount
E@ : For DIS GFX
I@ : For UMA


www.aitech1.ru




Quanta Computer Inc.
PROJECT : FI3
Change List
 Date: _____ Document Number: _____ Rev: 1C
 Date: _____ Issued: October 18, 2003 _____ Page: 3 of 40





www.aitech1.ru





	1	0	
CFG0 EAR-STALL/NOT STALL RESET SEQUENCE AFTER PCU PLL IS LOCKED	(DEFAULT) NORMAL OPERATION; NO STALL	STALL	
CFG1 PCH/ PCH LESS MODE SELECTION	(DEFAULT) NORMAL OPERATION	PCH-LESS MODE	
CFG3 PHYSICAL_DEBUG_ENABLED (DFX PRIVACY)	DISABLED	ENABLED SET DFX ENABLED BIT IN DEBUG INTERFACE MSR	
CFG4 DISPLAY PORT PRESENCE STRAP	DISABLED NO PHYSICAL DISPLAY PORT ATTACHED TO EMBEDDED DISPLAY PORT	ENABLED; NOA WILL BE AVAILABLE REGARDLESS OF THE LOCKING OF THE UNIT	
CFG 8 ALLOW THE USE OF NOA ON LOCKED UNITS	DISABLED(DEFAULT): IN THIS CASE, NOA WILL BE DISABLED IN LOCKED UNITS AND ENABLED IN UN-LOCKED UNITS	ENABLED AN EXTERNAL DISPLAY PORT DEVICE IS CONNECTED TO THE EMBEDDED DISPLAY PORT	
CFG9 NO SVID PROTOCOL CAPABLE VR CONNECTED	VRS SUPPORTING SVID PROTOCOL ARE PRESENT	NO VR SUPPORTING SVID IS PRESENT. THE CHIP WILL NOT GENERATE (OR RESPOND TO) SVID ACTIVITY	
CFG10 SAFE MODE BOOT	POWER FEATURES ACTIVATED DURING RESET	POWER FEATURES (ESPECIALLY CLOCK GATINE ARE NOT ACTIVATED	

7






Pin Name	Strap description	Sampled	Configuration	note
SPKR	No reboot mode setting	PWROK	0 = Default (weak pull-down 20K) 1 = Setting to No-Reboot mode	 11.22
HDA_SDO	Flash Descriptor Security Override / Intel ME Debug Mode	PWROK	0 = Security Effect (Int PD) 1 = Can be Override	
INTVRMEN	Integrated 1.05V VRM enable	ALWAYS	Should be always pull-up	

Haswell ULT (PCIe,USB)

Haswell ULT (SYSTEM POWER MANAGEMENT)



On Die DSW VR Enable
High = Enable (Default)
Low = Disable





PWRBTN# and SUSACK# internal PU

EVT-2013-04-28


PCH Pull-high/low(CLG)




Haswell ULT (CLK)




Do not short the testlow pins together.






EVT-2013-05-05



Haswell ULT (LPC/SPI/SMB/CLINK)



SMBus/Pull-up(CLG)



Quanta Computer Inc.

PROJECT : F13



Size	Document Number	Rev
	HSW PCH(CLK/LPC/SPI/SMB)	1C
Date	Tuesday, October 08, 2013	Sheet 10 of 40

1.Level 1 Environment-related Substances Should Never be Used.
2.Recycled Resin and Coated Wire should be procured from Green Partners.

Haswell ULT (GPIO, LPIO, MISC)


GPIO27

With Intel LAN:
Connect to LANWAKE# pin on the LAN
Without Intel LAN:
Used to wake event from DSx



www.aitech1.ru

GPIO66	
High	ENABLE
NC	DISABLE(Default)




GPIO86	
PU	LPC
PD	SPI (Default IPD)


No Reboot Strap(GPIO81)	
NC	Default
PU	EN


TLS CONFIDENTIALITY STRAP (GPIO15)	
NC	Default
PU	EN

	R127 (Low) R128 (High)	R125 (Low) R126 (High)
	Board ID1	Board ID0
Mule FI1	0	0
HuronSHA1 FI2	0	1
HuronSHB1 FI3_UMA	1	0
HuronSHB1 FI3_DGPU	1	1

PCBA SKU	Discrete	UMA
R135(Pull High)	Stuff	No Stuff
R136(Pull Low)	No Stuff	Stuff

















MX6	C200	*68P 4
MX7	C201	*68P 4
MX7	C202	*68P 4
MX14	C203	*68P 4
MX12	C204	*68P 4
MX13	C215	*68P 4
MX14	C206	*68P 4
MX15	C207	*68P 4

- 1.Level 1 Environment-related Substances Should Never be Used.
- 2.Recycled Resin and Coated Wire should be procured from Green Partners.




Camera HD specification
Voltage: Max. 3.6V
Current: Max. 200mA
OCP: 200mA ~ 300mA






AU LCDVCC:
I_rush = 2A/0.5ms
IDD = 0.3A



Pin Configuration




Pin Configuration



NFC module :
Vender : Samsung SNC-i20
Power consumption : Max. 160mW/48mA
Power Ripple +/- 50mV



3 Level Input:
L: LOW, internal pull down.
H: High, external pull up.
M: VDD33/2, both external pull-up and pull-down.



```
DCIN_EN: DC coupling enable; Internal pull down at ~150k, 3.3V I/O.
L: default, AC coupling input
H: DC coupling input
```

```

DCDCBUF: Enable active DDC buffer; Internal pull up at ~150K, 3.3V I/O
L: default, passive DDC pass-through
H: active DDC buffer with default threshold
M: passive DDC pass-through with internal ~10K pull up resistor

```

EQ: Receiver equalization setting; Internal pull down at ~150k, 3.3V I/O.
L: programmable EQ for channel loss up to 12.4dB
H: programmable EQ for channel loss up to 4.3dB
M: programmable EQ for channel loss up to 8.6dB



```
PRE: Output pre-emphasis setting; Internal pull down at ~150k, 3.3V I/O.
L: no pre-emphasis
H: 1.6dB pre-emphasis
M: 2.5dB pre-emphasis
```

```





ISET: TMDS output swing adjustment; Internal pull down at ~150k, 3.3V I/O.
L: default
H: increase +13%

```

```
CFG: Configuration pin, 3.3V IO, internal pull down at ~150k. 3.3V I/O.  
L: HDMI ID disable  
H: HDMI ID enable
```



H/W Thermal Protect


$$RSET(k\Omega) = 0.0012T^2 - 0.9308T + 96.147$$

95	1
100	1
107	1
110	8



T.B.D

DIS SKU		T.B.D			
Location of IC	Temp	R-Set	Parts in BOM	Max	Min
Near CPU sensor temp	96	R212=17.85K	17.8K		
Near GFX sensor temp	86	R210=24.97K	24.9K		
Near HDD sensor temp	76	R218=32.34K	32.4K		

UMA SKU


Location of IC	Temp	R-Set	Parts in BOM	Max	Min
Near CPU sensor temp	96	R212=17.85K	17.8K		
Near HDD sensor temp	76	R218=32.34K	32.4K		

1. Level 1 Environment-related Substances Should Never be Used.
2. Recycled Resin and Coated Wire should be procured from Green Partners.



	TPS2540A		TPS2543	
ILIM_SEL	Pin15	Pin16	Pin15	Pin16
High	V			V
Low		V	V	

SDP : Standard Downstream Port
CDP : Charging downstream port
DCP : Dedicated Charging Port
Enable/Disable : setting by BIOS




CTL_1	CTL_2	CTL_3	TPS 2540A/2543 Truth Table
0	0	0	OUT discharge, power switch OFF
0	X	1	DCP, Auto-detect(S3/S4/S5, 1.5A)
X	1	0	SDP, USB2.0 mode(S0, 0.5A)
1	0	0	DCP, BC SPEC1.2 only(S3/Deep standby/S4/S5, 1.5A)
1	0	1	DCP, Divider mode only(S3/S4/S5, 1.5A)
1	1	1	CDP (S0, 1.5A)


System State	USB Battery Charging Setting	
	Disable C(1 2 3)	Enable C(1 2 3)
S0	SDP (X 1 0)	CDP (1 1 1)
S3	SDP (X 1 0)	DCP BC (1 0 0)
DS3	Charger OFF (0 0 0)	DCP BC (1 0 0)
S4	Charger OFF (0 0 0)	DCP BC (1 0 0)
S5	Charger OFF (0 0 0)	DCP BC (1 0 0)

ILIM_SEL (I LIMIT(A)= 48000/R)		
HI	I_LIM_1	
LO	I_LIM_0	48000/22.6K=2.123A


WLAN/WIMAX/WIDI




KB BACKLIGHT



MB to USB board




SATA LED




	V _F MIN	V _F MAX	A
Orange LED	1.7V	2.4V	7.27mA / 4.09mA

BATTERY LED



	V _F MIN	V _F MAX	A
Umbler LED	1.7V	2.4V	7.27mA / 4.09mA

Power/Sleep LED




	V _F MIN	V _F MAX	A
Pure green LED	2.7V	3.7V	4.89mA / 2.76mA

	V _F MIN	V _F MAX	A
Umbler LED	1.7V	2.4V	7.27mA / 4.09mA

$$(3.3 - 1.7)V / 220\Omega = 7.27\text{ mA}$$

$$(3.3 - 2.4)V / 220\Omega = 4.09\text{ mA}$$




$$(3.3 - 1.7)V / 220\Omega = 7.27\text{ mA}$$

$$(3.3 - 2.4)V / 220\Omega = 4.09\text{ mA}$$

$$(5 - 2.7)V / 470\Omega = 4.89\text{ mA}$$




$$(5 - 3.7)V / 470\Omega = 2.76\text{ mA}$$


1. Level 1 Environment-related Substances should Never be Used.
2. Recycled Resin and Coated Wire should be procured from Green Partners.





G-sensor/E-compass/Magnetometer


Gyroscope









1.35VSUS & VTT_MEM




MODE	Resistor on Mode	Few	Discharge Mode
3	200Kohm	400KHz	Tracking discharge
2	100Kohm	300KHz	Non-tracking discharge
1	68Kohm	300KHz	
0	47Kohm	400KHz	

STATE	S3	S5	1.35VSUS	VTTREF	VTT
S0	1	1	On	On	On
S3	0	1	On	On	Off/High Z
S4/S5	0	0	Off	Off	Off











One-Shot 10ms PROCHOT# For ADP




www.aitech1.ru


Thermal Protection and Battery UVP for VEDS Abnormal













VGA-CORE








PROJECT : FI3

Rev	1C
-----	----

Date:	Tuesday, October 08, 2013	Sheet	23	of	40
-------	---------------------------	-------	----	----	----




Resistor Value	Pull to VDD	Pull to GND	Resistor P/N
4.99K	1000	0000	
10K	1001	0001	
15K	1010	0010	CS31502FB24
20K	1011	0011	CS32002FB29
24.9K	1100	0100	CS32492FB16
30.1K	1101	0101	CS33012FB18
34.8K	1110	0110	CS33482FB22
45.3K	1111	0111	CS34532FB18

N14 Strap Bit Define


Straps	Bit 3	Bit 2	Bit 1	Bit 0
ROM_SCLK	PCI_DEVID[4]	SUB_VENDOR	PCI_DEVID[5]	PEX_PLL_EN TERM
ROM_SI	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]
ROM_SO	FB[1]	FB[0]	SMB_ALT_ADDR	VGA_DEVICE
STRAP0	USER[3]	USER[2]	USER[1]	USER[0]
STRAP1	3GIO_PADCFG [3]	3GIO_PADCFG [2]	3GIO_PADCFG [1]	3GIO_PADCFG [0]
STRAP2	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]
STRAP3	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
STRAP4	RESERVED	PCI_SPEED CHANGE_GEN3	PCIE_MAX_SPEED	DP_PLL_VDD33

Strap 2 : 10 k pull down for N14M-LP

	VRAM Capacity	VRAM Vender	ID	VR1	Mfr P/N	Quanta P/N
N14M-LP N14P-GV2	128Mx16 DDR3	Samsung	0111	PD45.3K	K4W2G1646E-BC11	AKD5MGGT525
		Hynix	0110	PD34.8K	H5TQ2G63DFR-11C	AKD5MGWTFW15
			0100	PD24.9K	H5TC2G63FFR-11C	AKD5MZDTW04
		Mircon	0101	PD30.1K	MT41K128M16JT-107G:K	AKD5GGSTL06
	256Mx16 DDR3	Samsung	0011	PD20K	K4W4G1646B-BC11	AKD5MGWTF525
		Hynix	0010	PD15K	H5TC4G63AFR-11C	AKD5PGWTFW10
Mircon		1101	VR41 Mount VR1 NC PU30.1K	MT41K256M16HA-107G:E	AKD5PGSTL07	

Down Side VRAM TOP/BOT

BOT



- 1.Level 1 Environment-related Substances Should Never be Used.
- 2.Recycled Resin and Coated Wire should be procured from Green Partners.

USB PORT Architecture	
PORT 0	EXT. USB3.0
PORT 1	EXT. USB3.0
PORT 2	EXT. USB3.0
PORT 3	Rear Camera
PORT 4	Touch Screen
PORT 5	WiMax/BT
PORT 6	Sensor Hub
PORT 7	Camera

PCIE BUS	
PORT 1	N/A
PORT 2	N/A
PORT 3	WLAN Port
PORT 4	GLAN (RTL8111G)
PORT 5	dGPU
PORT 6	CARD READER

SATA BUS	
PORT 0	HDD
PORT 1	N/A
PORT 2	N/A
PORT 3	N/A

SM BUS	MBCLK/MBDATA	WRITE	READ	Function
ISL88732	0001 001X	0001 0010	0001 0011	Charger
N14M-LP	1001 1110	-	1001 1110	Graphice
LIS331DL	0011 101X	0011 1010	0011 1011	G Sensor

SM BUS	MBCLK_BAT/MBDATA_BAT	WRITE	READ	Function
T.B.D	0011 0010			Battery

SM BUS	SMB_PCH_CLK/SMB_PCH_DAT	WRITE	READ	Function
DIMM Module0	1010 000X	1010 0000	1010 0001	DDRIII
DIMM Module 1	1010 010X	1010 0100	1010 0101	DDRIII
Synaptics	0010 110X	0010 1100	0010 1101	Click PAD


USB3.0 PORT Architecture	
PORT 1	EXT. USB3.0
PORT 2	EXT. USN3.0
PORT 3	EXT. USN3.0
PORT 4	Rear Camera

	R127 (Low) R128 (High)	R125 (Low) R126 (High)
Board ID1	Board ID0	
Mule FI1	0	0
HuronSH1 FI2	0	1
HuronSH1 FI3_UMA	1	0
HuronSH1 FI3_DGPU	1	1

PCBA SKU	Discrete	UMA
R135 (Pull High)	Stuff	No Stuff
R136 (Pull Low)	No Stuff	Stuff

OS status	S0	S3	DS3	(Soft OFF)	(Soft OFF)	(Soft OFF)	(Soft OFF)	(Soft OFF)
H/W status	S0	S3	DS3	S4 (Win8 off) RTC wake Enable WOLAN Enable	S4 (Win8 off) RTC wake Disable WOLAN Disable	S5 Charge Enable	S5 Charge Disable WoL Disable	S5 WoL Enable
RUN_ON	H	L	L	L	L	L	L	L
+3V	H	L	L	L	L	L	L	L
+5V	H	L	L	L	L	L	L	L
+0.675V_DDR_VTT	H	L	L	L	L	L	L	L
+1.05V	H	L	L	L	L	L	L	L
+1.5V	H	L	L	L	L	L	L	L
+1.5V_GPU	H	L	L	L	L	L	L	L
+3V_GPU	H	L	L	L	L	L	L	L
+1.05V_GPU	H	L	L	L	L	L	L	L
+VGPU_CORE	H	L	L	L	L	L	L	L
+VCC_CORE	H	L	L	L	L	L	L	L
SUS_ON	H	H	H	L	L	L	L	L
+1.35V_SUS	H	H	H	L	L	L	L	L
S5_ON	H	H	L	H	L	L	L	H
+5V_S5	H	H	L	H	L	L	L	H
+3V_S5	H	H	L	H	L	L	L	H
EC_WAKE_ON	H	H	H	H	L	H	L	H
+3V_WAKE	H	H	H	H	L	H	L	H
+5V_WAKE	H	H	H	H	L	H	L	H
DEEP_EC_EN	H	H	H	H	L	L	L	L
+3V_S5_DSW	H	H	H	H	L	L	L	L
+3V_SUS	H	H	L	L	L	L	L	L

	VRAM Capacity	VRAM Vender	ID	VR1	Mfr P/N	Quanta P/N
N14M-LP N14P-GV2	128Mx16 DDR3	Samsung	0111	PD45.3K	K4W2G1646E-BC11	AKD5MGGT525
			0110	PD34.8K	H5TQ2G63DFR-11C	AKD5MGWTW15
		Hynix	0100	PD24.9K	H5TC2G63FFR-11C	AKD5M2DTW04
	256Mx16 DDR3	Samsung	0011	PD20K	K4W4G1646B-HC11	AKD5MGWT525
			0010 (TBD)	PD15K	H5TC4G63AFR-11C	AKD5PGWTW10
		Hynix				



Function	IC	SMBus Address
Thermal IC	NCT7717U	1001000xb (0x90)
Charge IC	ISL88732HRTZ-T	0001001xb (0x12)
Battery	Battery	11101111b (0xEF)
Touch PAD	Touch PAD	TBD
NFC	TBD	TBD
E-compass	LSM303DLHC	0011110xb (0x3C)
Gyroscope	L3GD20TR	1101011xb (0xD2)
Light Sensor	CM3218A3OP-AD	01001000b (0x48)
GPU	N14M-LP	10011110b (0x9E)

1. Level 1 Environment-related Substances Should Never be Used.
2. Recycled Resin and Coated Wire should be procured from Green Partners.


OS status	S0	S3	DS3	(Soft OFF)	(Soft OFF)	(Soft OFF)	(Soft OFF)	(Soft OFF)
H/W status	S0	S3	DS3	S4 (Win8 off) RTC wake Enable WOLAN Enable	S4 (Win8 off) RTC wake Disable WOLAN Disable	S5 Charge Enable	S5 Charge Disable WoL Disable	S5 WoL Enable
RUN_ON	H	L	L	L	L	L	L	L
+3V	H	L	L	L	L	L	L	L
+5V	H	L	L	L	L	L	L	L
+0.675V_DDR_VTT	H	L	L	L	L	L	L	L
+1.05V	H	L	L	L	L	L	L	L
+1.5V	H	L	L	L	L	L	L	L
+1.5V_GPU	H	L	L	L	L	L	L	L
+3V_GPU	H	L	L	L	L	L	L	L
+1.05V_GPU	H	L	L	L	L	L	L	L
+VGPU_CORE	H	L	L	L	L	L	L	L
+VCC_CORE	H	L	L	L	L	L	L	L
SUS_ON	H	H	H	L	L	L	L	L
+1.35V_SUS	H	H	H	L	L	L	L	L
S5_ON	H	H	L	H	L	L	L	H
+5V_S5	H	H	L	H	L	L	L	H
+3V_S5	H	H	L	H	L	L	L	H
EC_WAKE_ON	H	H	H	H	L	H	L	H
+3V_WAKE	H	H	H	H	L	H	L	H
+5V_WAKE	H	H	H	H	L	H	L	H
DEEP_EC_EN	H	H	H	H	L	L	L	L
+3V_S5_DSW	H	H	H	H	L	L	L	L
+3V_SUS	H	H	L	L	L	L	L	L



Quanta Computer Inc.
PROJECT : FI3

Size	Document Number	Rev
	Power Table	1C
Date:	Tuesday, October 08, 2013	Sheet 39 of 40

Figure 2-4. Flow Diagram for SYS_PWROK Generation – ULT Platform



AC IN --> EC LOAD CODE

